For further information or support feel free to contact us at our local offices.

ON Semiconductor NB3L208K

NB3L208K - 2.5V, 3.3V Differential 1:8 HCSL Fanout Buffer

The NB3L208K is a differential 1:8 Clock fan out buffer with High−speed Current Steering Logic (HCSL) outputs. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals.

Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4 and 6. The input signal will be translated to HCSL and provides eight identical copies operating up to 350 MHz.

The NB3L208K is optimized for ultra−low phase noise, propagation delay variation and low output–to–output skew, and is DB800H compliant. As such, system designers can take advantage of the NB3L208K’s performance to distribute low skew clocks across the back plane or the motherboard making it ideal for Clock and Data distribution applications such as PCI Express, FBDIMM, Networking, Mobile Computing, Gigabit Ethernet, etc.

Key Features

  • Maximum Input Clock Frequency > 350 MHz
  • 2.5 V ±5% / 3.3 V ±10% Supply Voltage Operation
  • 8 HCSL Outputs
  • DB800H Compliant
  • Individual OE Control Pin for Each Bank of 2 Outputs
  • 200 ps Max Output−to−Output Skew Performance
  • 1 ns Typical Propagation Delay
  • 450 ps Typical Rise and Fall Times
  • 80 fs Maximum Additive Phase Jitter RMS

Applications

  • Mobile Computing
  • Networking
  • Gigabit Ethernet
  • FBDIMM
  • PCI Express

Block Diagram

RELATED DOCUMENTS